skip to main content
Show Results with:

Results 1 - 10 of 18  for Everything in this catalogue

results 1 2 next page
Refined by: author: Yeh, C. remove
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Material Type:
Article
Add to My workspace

High-Speed and Low-Power Design Techniques for TCAM Macros

Wang, C.-C.; Wang, J.-S.; Yeh, C.

IEEE journal of solid-state circuits. VOL 43; NUMB 2, ; 2008, 530-540 -- IEEE; 1998 (pages 530-540) -- 2008

Online access

2
Material Type:
Article
Add to My workspace

A LOW-POWER HIGH-SFDR CMOS DIRECT DIGITAL FREQUENCY SYNTHESIZER

Wang, J.-S.; Lin, S.-J.; Yeh, C.

IEEE international symposium on circuits and systems proceedings. VOL 2, ; 2005, 1670-1673 -- IEEE; 1999 (pages 1670-1673) -- 2005

Check library holdings

3
Material Type:
Article
Add to My workspace

A LOW-POWER HIGH-SFDR CMOS DIRECT DIGITAL FREQUENCY SYNTHESIZER

Wang, J.-S.; Lin, S.-J.; Yeh, C.

IEEE international symposium on circuits and systems proceedings.; IEEE International Symposium on Circuits and Systems (ISCAS): May 23-26, 2005, International Conference Center, Kobe, Japan : conference proceedings; Kobe, Japan, 2005; May, 2005, 1670-1673 -- Piscataway, N.J.; IEEE; 2005 (pages 1670-1673) -- 2005

Check library holdings

4
Material Type:
Article
Add to My workspace

Heuristic Sizing Methodology for Designing High-Performance CMOS Level Converters with Balanced Rise and Fall Delays

Wang, J.-S. et al.

IEICE transactions on electronics. VOL 93; NUMB 10, ; 2010, 1540-1543 -- Institute of Electronics, Information and Communication Engineers Part: Part 10; (pages 1540-1543) -- 2010

Check library holdings

5
Material Type:
Article
Add to My workspace

Design of High-Performance CMOS Level Converters Considering PVT Variations

Wang, J.-S.; Chang, Y.-J.; Yeh, C.

IEICE transactions on electronics. VOL 94; NUMB 5, ; 2011, 913-916 -- Institute of Electronics, Information and Communication Engineers -- 2011

Check library holdings

6
Material Type:
Article
Add to My workspace

A Cell Selection Strategy for Low Power Applications

Yeh, C.; Chang, C.-C.; Wang, J.-S.

IEEE international symposium on circuits and systems proceedings.; Circuits and systems: ISCAS '99; Orlando; FL, 1999; May, 1999, 416-419 -- IEEE; 1999 (pages 416-419) -- 1999

Check library holdings

7
Material Type:
Article
Add to My workspace

Power-driven technology mapping using pattern-oriented power modelling

Yeh, C.; Chang, C.-C.; Wang, J.-S.

IEE proceedings. Computers and digital techniques. VOL 146; NUMBER 2, ; 1999, 83-90 -- INSTITUTION OF ELECTRICAL ENGINEERS (pages 83-90) -- 1999

Check library holdings

8
Material Type:
Article
Add to My workspace

A Cell Selection Strategy for Low Power Applications

Yeh, C.; Chang, C.-C.; Wang, J.-S.

INSTITUTE OF ELECTRICAL ENGINEERS INC (IEEE) (pages 416-419) -- 1999

Check library holdings

9
Material Type:
Article
Add to My workspace

Technology Mapping for Low Power

Yeh, C.; Chang, C.-C.; Wang, J.-S.

PROCEEDINGS OF THE ASP DAC.; Asia and South Pacific design automation conference; Hong Kong; China, 1999; Jan, 1999, 145-148 -- IEEE; 1999 (pages 145-148) -- 1999

Check library holdings

10
Material Type:
Article
Add to My workspace

Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-Based Designs

Yeh, C. et al.

IEEE COMPUTER SOCIETY (pages 62-67) -- 1999

Check library holdings

Results 1 - 10 of 18  for Everything in this catalogue

results 1 2 next page

Refine Search Results

Refine my results

Access Options 

  1. Request to Reading Room  (11)
  2. Online: Reading Room only  (7)
  3. Refine further open sub menu

Creation date 

From To
  1. Before2005  (7)
  2. 2005To2007  (4)
  3. 2008To2010  (3)
  4. 2011To2014  (3)
  5. After 2014  (1)
  6. Refine further open sub menu

Try a new search

Ignore my search and look for everything

by this Author/Contributor:

  1. Yeh, C.
  2. Wang, J.-S.
  3. Chang, C. C.
  4. Shieh, S.-J.
  5. Chang, Y.-J.

Searching Remote Databases, Please Wait