skip to main content
Show Results with:

Results 1 - 10 of 13  for Everything in this catalogue

results 1 2 next page
Refined by: journal title: IEEE journal of solid-state circuits. remove publisher: IEEE remove author: Wang, J. S. remove
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Material Type:
Article
Add to My workspace

A Low-Power Half-Delay-Line Fast Skew-Compensation Circuit

Wang, Y.-M.; Wang, J.-S.

IEEE journal of solid-state circuits. VOL 39; PART 6, ; 2004, 906-918 -- IEEE; 1998 (pages 906-918) -- 2004

Online access

2
Material Type:
Article
Add to My workspace

High-Speed and Low-Power Design Techniques for TCAM Macros

Wang, C.-C.; Wang, J.-S.; Yeh, C.

IEEE journal of solid-state circuits. VOL 43; NUMB 2, ; 2008, 530-540 -- IEEE; 1998 (pages 530-540) -- 2008

Online access

3
Material Type:
Article
Add to My workspace

Design of 3-V 300-MHz Low-Power 8-b x 8-b Pipelined Multiplier Using Pulse-Triggered TSPC Flip-Flops

Wang, J. S.; Yang, P. H.; Sheng, D.

IEEE journal of solid-state circuits. VOL 35; PART 4, ; 2000, 583-592 -- IEEE; 1998 (pages 583-592) -- 2000

Online access

4
Material Type:
Article
Add to My workspace

Low-Power Embedded SRAM with the Current-Mode Write Technique

Wang, J. S.; Tseng, W.; Li, H. Y.

IEEE journal of solid-state circuits. VOL 35; PART 1, ; 2000, 119-124 -- IEEE; 1998 (pages 119-124) -- 2000

Online access

5
Material Type:
Article
Add to My workspace

A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop

Wang, J. S. et al.

IEEE journal of solid-state circuits. VOL 45; NUMBER 5, ; 2010, 1036-1047 -- IEEE; 1998 (pages 1036-1047) -- 2010

Online access

6
Material Type:
Article
Add to My workspace

An Adaptively Dividable Dual-Port BiTCAM for Virus-Detection Processors in Mobile Devices

Wang, C.-C. et al.

IEEE journal of solid-state circuits. VOL 44; NUMB 5, ; 2009, 1571-1581 -- IEEE; 1998 Part 5; (pages 1571-1581) -- 2009

Check library holdings

7
Material Type:
Article
Add to My workspace

The CMOS Carry-Forward Adders

Huang, C.-H. et al.

IEEE journal of solid-state circuits. VOL 39; PART 2, ; 2004, 327-336 -- IEEE; 1998 (pages 327-336) -- 2004

Online access

8
Material Type:
Article
Add to My workspace

A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture

Wang, J. S. et al.

IEEE journal of solid-state circuits. VOL 50; NUMBER 11, ; 2015, 2635-2644 -- IEEE; 1998 Part 11; (pages 2635-2644) -- 2015

Online access

9
Material Type:
Article
Add to My workspace

An AND-Type Match-Line Scheme for High-Performance Energy-Efficient Content Addressable Memories

Li, H.-Y. et al.

IEEE journal of solid-state circuits. VOL 41; NUMB 5, ; 2006, 1108-1119 -- IEEE; 1998 (pages 1108-1119) -- 2006

Online access

10
Material Type:
Article
Add to My workspace

Design Techniques for Single-Low-V~D~D CMOS Systems

Wang, J.-S. et al.

IEEE journal of solid-state circuits. VOL 40; NUMB 5, ; 2005, 1157-1165 -- IEEE; 1998 (pages 1157-1165) -- 2005

Online access

Results 1 - 10 of 13  for Everything in this catalogue

results 1 2 next page

Refine Search Results

Refine my results

Access Options 

  1. Online: Reading Room only  (9)
  2. Request to Reading Room  (4)
  3. Refine further open sub menu

Creation date 

From To
  1. Before2004  (2)
  2. 2004To2004  (2)
  3. 2005To2005  (1)
  4. 2006To2007  (3)
  5. After 2007  (5)
  6. Refine further open sub menu

Try a new search

Ignore my search and look for everything

by this Author/Contributor:

  1. Wang, J.-S.
  2. Yeh, C.
  3. Wang, Y. M.
  4. Li, H.-Y.
  5. Cheng, C.-Y.

Searching Remote Databases, Please Wait