skip to main content
Show Results with:

Design of 3-V 300-MHz Low-Power 8-b x 8-b Pipelined Multiplier Using Pulse-Triggered TSPC Flip-Flops

Wang, J. S.; Yang, P. H.; Sheng, D.

IEEE journal of solid-state circuits. VOL 35; PART 4, ; 2000, 583-592 -- IEEE; 1998 (pages 583-592) -- 2000

Online access

Notes here allow you and other users to comment and make notes on items, viewable by the whole community.
NB: Please use the Report Catalogue Error form to advise us of catalogue inaccuracies.

Log in to add a note

Tags allow you and others to define and search on related groups of items.

Log in to add / remove tags

Searching Remote Databases, Please Wait