skip to main content
Show Results with:

A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture

Wang, J. S. et al.

IEEE journal of solid-state circuits. VOL 50; NUMBER 11, ; 2015, 2635-2644 -- IEEE; 1998 Part 11; (pages 2635-2644) -- 2015

Online access

Searching Remote Databases, Please Wait